Circuitpac - PCB Design | PCB Layout

Circuitblog - PCB design information and commentary for Managers, Engineers and Designers

Circuit Board Design Articles and Commentary

Current Articles | RSS Feed RSS Feed

Design and Modeling of High-Speed, High-Density 3-D CSPs and Memory Modules - Circuits Assembly

Posted by Rick Austin on Fri, Apr 11, 2008 @ 12:42 PM
 | Digg digg it | Reddit reddit | del.icio.us del.icio.us | StumbleUpon StumbleUpon 

Design and Modeling of High-Speed, High-Density 3-D CSPs and Memory Modules
DDR2 pushed memory clock frequencies to 400 MHz and data rates to 800 Mbps. DDR3 further pushes clock frequencies to 800 MHz, while DDR4 is up to 1.6 GHz. New packaging technologies such as die stacking and package-on-package (PoP) are being developed to accommodate the advances.
Dr. Frank Y. Yuan and Richard Crisp - Tessera Inc.
Posted: 1-Apr 2008

Tags: , , , , , ,

COMMENTS

Currently, there are no comments. Be the first to post one!
Post Comment
Name
 *
Email
 *
Website (optional)
Comment
 *

Allowed tags: <a> link, <b> bold, <i> italics

Receive email when someone replies.

Blog Update Notification

Your email:
Sales 512-788-5415 // sales@circuitpac.com  |  Customer Service 972-233-6688 // service@circuitpac.com
Site Admin Login
Circuitpac Home - PCB Design Layout Secure FTP Site Map